SONY

menu
Search button in the site

Open the search area of the site??

AURORA A Cryptographic Hash Algorithm Family

  • Home
  • Download
  • Analysis
  • Implementations
  • Bibliography
  • Links
  • History

What's AURORA?

AURORA is a new cryptographic hash algorithm family developed by Sony in cooperation with Tetsu Iwata, Associate Professor, Nagoya University.
The AURORA family consists of the algorithms: AURORA-224, AURORA-256, AURORA-384, AURORA-512, AURORA-224M, and AURORA-256M, where AURORA-224M and AURORA-256M are optional instances that are designed to have multicollision resistance.
AURORA-224 and AURORA-256 are constructed from the secure and efficient compression function using a security-enhanced Merkle-Damgaard transform, i.e., the strengthened Merkle-Damgaard transform with the finalization function. The compression function is designed based on the well-established design techniques for blockciphers, and uses the Davies-Meyer construction.
AURORA-384 and AURORA-512 employ a novel domain extension transform called the Double-Mix Merkle-Damgaard (DMMD) transform. This domain extension transform enables an efficient collision-resistant construction for double length hash functions.
The overall structure of AURORA-224M and AURORA-256M is the same as AURORA-384/512 except constants and the final mixing function.

[Notice on the updated version of AURORA-384/512]
Now modified version of part of AURORA algorithms, which are called AURORA-384 version 2 and AURORA-512 version 2, are available on this website. Detailed information is available on the download page .

Performance Summary

Following tables show a summary of currently known performance results of AURORA.

Table 1 : Software Performance

 
CPU
language
Speed
AURORA-256
Core 2 Duo (32-bit)
ANSI C
24.3 cycles/byte
Core 2 Duo (64-bit)
ANSI C
15.4 cycles/byte
AURORA-512
Core 2 Duo (32-bit)
ANSI C
46.9 cycles/byte
Core 2 Duo (64-bit)
ANSI C
27.4 cycles/byte
AURORA-512 version 2
Core 2 Duo (32-bit)
ANSI C
63.9 cycles/byte
Core 2 Duo (64-bit)
ANSI C
37.8 cycles/byte

*On NIST reference platform.

Table 2 : Hardware Performance

 
Optimization
Area
[gates]
Frequency
[MHz]
Speed
[Mbps]
Efficiency
[Kbps/gate]
AURORA-256
Speed
35,016
363.9
10,352
295.6
Efficiency
20,825
252.1
7,171
344.3
Area
8,870
304.8
1,084
122.2
AURORA-512
Speed
56,748
361.2
9,132
160.9
Efficiency
31,746
244.7
6,187
194.9
Area
12,134
290.2
590
48.6
AURORA-512 version 2
Speed
59,657
363.9
6,901
115.7
Efficiency
31,543
244.1
4,629
146.8
Area
12,389
302.7
467
37.7

*Using 0.13 µm CMOS ASIC Library.

Page Top